

Advancing Al for EDA: from Supervised Learning to Circuit Foundation Models

Wenji Fang Advisor: Zhiyao Xie


Hong Kong University of Science and Technology




SRC @ ICCAD

Overview


- Method: Al for EDA paradigm shift
- > Tradition: task-specific supervised learning
- > New trend: general Circuit Foundation Model
- **Application:** key VLSI objectives







Functionality Correctness Verification




Type II: General Circuit Foundation Models

Type I: Supervised Learning

* RTL PPA Evaluation & Optimization Highlights

- ➤ MasterRTL [ICCAD'23/TCAD'24]
- Coarse-grained overall PPA evaluation
- > RTL-Timer [DAC'24]
- Fine-grained RTL register slack prediction
- Enable early timing optimization



▼ EDA Task: PPA Prediction for Opt

0.63

0.87 12% 0.91 11% 0.99 15% 0.99 13% 0.99 11%

Area

MAPE

MAPE

25% | 0.86 | 45% | 0.8 | 38% | 0.77 | 41%

Better timing distribution

Default Tool

Opt. w. Pred.

Key Method

Type

Hardware

Task-Specific

RTL Encoder

(us)

Signal

Method

RTL-Timer

MasterRTL

SNS v2

UnixCoder

CodeT5+ Encoder

CodeSage

CircuitFusion


High **correlation** in prediction

RTL-Timer (R = 0.91, MAPE = 5%)


- RTL as **Boolean operator graphs**
- Feature engineering for PPA
- Multi-level ML models for PPA

General RTL & Netlist Encoder Highlights

- > CircuitFusion [ICLR'25]
- Multimodal RTL encoder for various tasks



- NetTAG [DAC'25]
- Multimodal netlist encoder for various tasks




- CircuitEncoder [ASP-DAC'25]
- Align cross-stage RTL-netlist encoder

Key Method: pretrain-finetune paradigm


- Circuit multimodal self-supervised learning
- Cross-stage RTL-netlist-layout alignment

✓ EDA Task: Functional Reasoning



LLM for Assertion Generation Highlights


- > AssertLLM [ASP-DAC'25]
- Automate assertion generation from spec



Bridge Encoder & LLM Decoder

Highlights

- ➤ GenEDA [ICCAD'25]
- Encoder-Decoder with connectors
- Enable **generative** function reasoning



Publications (first-author)

[1] W. Fang, et al. "GenEDA: Towards Generative Netlist Functional Reasoning via Cross-Modal Circuit Encoder-Decoder Alignment." in ICCAD, 2025.

[2] W. Fang, et al. "NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph." in DAC, 2025

[3] W. Fang, et al. "CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design." in ICLR, 2025

[4] W. Fang, et al. "A Self-Supervised, Pre-Trained, and Cross-Stage-Aligned Circuit Encoder Provides a Foundation for Various Design Tasks." in ASP-DAC, 2025

[5] W. Fang, et al. "Transferable Pre-Synthesis PPA Estimation for RTL Designs With Data Augmentation Techniques." in TCAD, 2024

[6] W. Fang, et al. "Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization." in DAC, 2024

[7] W. Fang, et al. "MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design." in ICCAD, 2023

[8] W. Fang, et al. "r-map: Relating Implementation and Specification in Hardware Refinement Checking." in TCAD, 2023

[9] Z. Yan*, W. Fang*, et al. "A Self-Supervised, Pre-Trained, and Cross-Stage-Aligned Circuit Encoder Provides a Foundation for Various Design Tasks." in ASP-DAC, 2025

[10] W. Fang, et al. "A Survey of Circuit Foundation Model: Foundation AI Models for VLSI Circuit Design and EDA." in TODAES, under review.



Post-Syn Signal AT (ns)

0.6

