A Self-Supervised, Pre-Trained, and Cross-Stage-Aligned Circuit Encoder Provides a Foundation for Various Design Tasks
Sep 3, 2024
AssertLLM: Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
Sep 2, 2024
OpenLLM-RTL: Open Dataset and Benchmark for LLM-Aided Design RTL Generation (Invited)
Jul 21, 2024
Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization
Feb 1, 2024
MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design
Pre-Synthesis PPA Estimation
Jul 21, 2023
WASIM: A Word-level Abstract Symbolic Simulation Framework for Hardware Formal Verification
Apr 22, 2023
An example conference paper
Lorem ipsum dolor sit amet, consectetur adipiscing elit. Duis posuere tellus ac convallis placerat. Proin tincidunt magna sed ex sollicitudin condimentum.
Jul 1, 2013