Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization

Feb 1, 2024ยท
Wenji Fang
Wenji Fang
,
Shang Liu
,
Hongce Zhang
,
Zhiyao Xie
ยท 0 min read
Type
Publication
In Design Automation Conference