Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early OptimizationFeb 1, 2024ยทWenji Fang,Shang Liu,Hongce Zhang,Zhiyao Xieยท 0 min read PDF Cite CodeTypeConference paperPublicationIn Design Automation ConferenceLast updated on Feb 1, 2024 AuthorsWenji FangPhD Student ← Transferable Pre-Synthesis PPA Estimation for RTL Designs With Data Augmentation Techniques Jul 1, 2024MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design Jul 21, 2023 →